L Number	Hits	Search Text	DB	Time stamp
5	26	"5740347"	USPAT;	2003/08/22
3	20	3740347	US-PGPUB;	23:41
			EPO; JPO;	23.11
			DERWENT;	
	ł		IBM TDB	
6	6	"5629858"	USPAT;	2003/08/23
"		3023030	US-PGPUB;	00:17
			EPO; JPO;	33.27
			DERWENT;	
			IBM TDB	
7	49	"5553008"	USPAT;	2003/08/23
			US-PGPUB;	00:17
1			EPO; JPO;	
			DERWENT;	
			IBM TDB	
8	190	((((transist\$4 same circuit) and (memory	USPAT;	2003/08/23
		same circuit)) and (circuit near4	US-PGPUB;	00:46
		configuration)) and FET and RAM) and	EPO; JPO;	
		feedback	DERWENT;	
'			IBM_TDB	
9	42	(((((transist\$4 same circuit) and (memory	USPAT;	2003/08/23
		same circuit)) and (circuit near4	US-PGPUB;	00:47
		configuration)) and FET and RAM) and	EPO; JPO;	\ :
		feedback) and (716/\$.ccls. or	DERWENT;	-5
ļ		365/\$.ccls.)	IBM_TDB	
-	364293	transist\$4 same circuit	USPAT;	2.0.03/.0.8/22
			US-PGPUB;	17:47
			EPO; JPO;	
			DERWENT;	1 '
			IBM_TDB	2002/00/00
_	416303	memory same circuit	USPAT;	2003/08/22
			US-PGPUB;	17:48
			EPO; JPO; DERWENT;	~
			IBM TDB	
	69983	(transist\$4 same circuit) and (memory	USPAT;	2003/08/22
	09903	same circuit)	US-PGPUB;	17:50
		Same Circuit,	EPO; JPO;	17.30
			DERWENT;	
			IBM TDB	
-	73501	circuit near4 configuration	USPAT;	2003/08/22
			US-PGPUB;	17:50
			EPO; JPO;	
		· ·	DERWENT;	
			IBM_TDB	
-	9741	, , ,	USPAT;	2003/08/22
		same circuit)) and (circuit near4	US-PGPUB;	17:51
		configuration)	EPO; JPO;	
			DERWENT;	
			IBM_TDB	0000/00/00
-	461	(((transist\$4 same circuit) and (memory	USPAT;	2003/08/22
		same circuit)) and (circuit near4	US-PGPUB;	18:14
		configuration)) and FET and RAM	EPO; JPO;	
			DERWENT;	
_	190	///thangisté/ same singuity and /warrant	IBM_TDB USPAT;	2003/08/23
-	190	<pre>((((transist\$4 same circuit) and (memory same circuit)) and (circuit near4</pre>	USPAT; US-PGPUB;	00:45
		configuration)) and FET and RAM) and	EPO; JPO;	00.45
		feedback	DERWENT;	
		Lecabuer	IBM TDB	
L	L		100	<u> </u>

L Number	Hits	Search Text	DB	Time stamp
5	26	"5740347"	USPAT;	2003/08/22
•			US-PGPUB;	23:41
			EPO; JPO;	
			DERWENT;	
			IBM TDB	
6	6	"5629858"	USPAT;	2003/08/23
			US-PGPUB;	00:17
			EPO; JPO;	
			DERWENT;	
			IBM TDB	
7	49	"5553008"	USPAT;	2003/08/23
			US-PGPUB;	00:17
			EPO; JPO;	
			DERWENT;	
			IBM TDB	
_	364293	transist\$4 same circuit	USPAT;	2003/08/22
			US-PGPUB;	17:47
			EPO; JPO;	
			DERWENT;	
			IBM TDB	
_	416303	memory same circuit	USPAT;	2003/08/22
			US-PGPUB;	17:48
			EPO; JPO;	1
			DERWENT;	
			IBM TDB	
_	69983	(transist\$4 same circuit) and (memory	USPAT;	2003/08/22
		same circuit)	US-PGPUB;	17:50
		,	EPO; JPO;	
			DERWENT;	
			IBM TDB	
_	73501	circuit near4 configuration	USPAT;	2003/08/22
		•	US-PGPUB;	17:50
			EPO; JPO;	,
			DERWENT;	
			IBM TDB	
_	9741	((transist\$4 same circuit) and (memory	USPAT;	2003/08/22
		same circuit)) and (circuit near4	US-PGPUB;	17:51
		configuration)	EPO; JPO;	
			DERWENT;	
	·		IBM_TDB	
_	461	(((transist\$4 same circuit) and (memory	USPAT;	2003/08/22
		same circuit)) and (circuit near4	US-PGPUB;	18:14
		configuration)) and FET and RAM	EPO; JPO;	
			DERWENT;	
			IBM_TDB	
-	190	((((transist\$4 same circuit) and (memory	USPAT;	2003/08/23
		same circuit)) and (circuit near4	US-PGPUB;	00:15
		configuration)) and FET and RAM) and	EPO; JPO;	
		feedback	DERWENT;	
			IBM TDB	1

	U	1	Do	cument ID	Issue Date	Pages	Title	Current OR
1	⊠		US 200 A1	020015331	20020207	8	Circuit configuration for reading and writing information at a memory cell field	365/189.05
2	×		US 200 A1	010043486	20011122	10	Asymmetric ram cell	365/154
3	⊠		US B2	6487127	20021126	8	Circuit configuration for reading and writing information at a memory cell field	365/189.05
4	×		US B1	6484296	20021119	18	Electrical rules checker system and method for reporting problems with tri-state logic in electrical rules checking	716/5
.5		-=-	US B1	6484295	20021119	17	Electrical rules checker system and method providing quality assurance of tri-state logic	716/4
6	×		US B1	6405347	20020611	27	Method and apparatus for determining the maximum permitted and minimum required width of a feedback FET on a precharge node	716/4
7	×		US B1	6363006	20020326	10	Asymmetric RAM cell	365/154
8	⊠		US E	RE37593	20020319	179	Large scale integrated circuit with sense amplifier circuits for low voltage operation	365/189.09
9	⊠		US B1	6305003	20011016	24	System and method for propagating clock nodes in a netlist of circuit design	716/12
10	⊠		US B1	6301691	20011009	22	System and method for detecting NFETs that pull up to VDD and PFETs that pull down to ground	716/5
11	☒		US B1	6240009	20010529	10	Asymmetric ram cell	365/154
12	⊠		US B1	6188641	20010213	19	Synchronous semiconductor memory device having input circuit with reduced power consumption	365/233

	ט	1	Do	cument ID	Issue Date	Pages	Title	Current OR
13			US A	5889694	19990330	19	Dual-addressed rectifier storage device	365/105
14	⊠		US A	5838630	19981117	36	Integrated circuit device, semiconductor memory, and integrated circuit system coping with high-frequency clock signal	365/233
15			US A	5793680	19980811	35	Input buffer circuit, integrated circuit device, semiconductor memory, and integrated circuit system coping with high-frequency clock signal	365/189.05
16	⊠		US A	5784291	19980721	159	CPU, memory controller, bus bridge integrated circuits, layout structures, system and methods	716/10
17	⊠		US A	5734919	19980331	162	Systems, circuits and methods for mixed voltages and programmable voltage rails on integrated circuits	713/300
18	⊠		US A	5732246	19980324	22	Programmable array interconnect latch	716/16
19	☒		US A	5671150	19970923		System and method for modelling integrated circuit bridging faults	716/4
20	☒		US A	5663918	19970902	43	Method and apparatus for detecting and selecting voltage supplies for flash memory	365/226
21	×		US A	5644548	19970701		Dynamic random access memory having bipolar and C-MOS transistor	365/230.06
22	⊠		US A	5615142	19970325	70	Analog memory system storing and communicating frequency domain information	365/45

	U	1	Do	cument ID	Issue Date	Pages	Title	Current OR
23	⊠		US A	5596522	19970121	35	Homogeneous compositions of microcrystalline semiconductor material, semiconductor devices and directly overwritable memory elements fabricated therefrom, and arrays fabricated from the memory elements	365/113
24	⊠		US A	5592494	19970107	20	Current reduction circuit for testing purpose	714/733
25	⊠		US A	5526313	19960611	172	Large scale integrated circuit with sense amplifier circuits for low voltage operation	365/205
26			US A	5483486	19960109	40	Charge pump circuit for providing multiple output voltages for flash memory	365/185.17
27	⊠		US A	5465058	19951107	30	Graphics system including an output buffer circuit with controlled Miller effect capacitance	326/83
28	⊠		US A	5406509	19950411	32	Electrically erasable, directly overwritable, multibit single cell memory elements and arrays fabricated therefrom	365/113
29	⊠		US A	5384730	19950124	59	Coincident activation of pass transistors in a random access memory	365/156
30	⊠ ·		US E	RE34797	19941122	18	Semiconductor memory device having a back-bias voltage generator	365/189.09

	ט	1	Do	cument ID	Issue Date	Pages	Title	Current OR
31	⊠		US A	5365126	19941115	31	Graphics system including an output buffer circuit with controlled Miller effect capacitance	326/83
32	×		US A	5339275	19940816	78	Analog memory system	365/45
33	⊠		US A	5335219	19940802	37	Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memory elements fabricated therefrom, and arrays fabricated from the memory elements	369/288
34			US A	5297097	19940322	176	Large scale integrated circuit for low voltage operation	365/226
35	×		US A	5274778	19931228	18	EPROM register providing a full time static output signal	365/185.21
36	×		US A	5262999	19931116	167	Large scale integrated circuit for low voltage operation	365/226
37	⊠		US A	5193198	19930309	13	Method and apparatus for reduced power integrated circuit operation	327/536
38	×		US A	4931675	19900605	NA	Semiconductor sense amplifier	327/55
39			US A	4910706	19900320	NA	Analog memory for storing digital information	365/45
40	⊠		US A	4445189	19840424	NA	Analog memory for storing digital information	708/1

	Ū	1	Document ID	Issue Date	Pages	Title	Current OR
41	×		US 4403308 A	19830906	NA	Apparatus for and method of refreshing MOS memory	365/222
42	Ø		US 4322819 A	19820330		Memory system having servo compensation	365/45